



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 367 457 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention
of the grant of the patent:
27.03.1996 Bulletin 1996/13

(51) Int Cl.⁶: **H03F 1/32**

(21) Application number: **89310826.6**

(22) Date of filing: **20.10.1989**

(54) **A feed forward linear amplifier**

Vorwärtsgekoppelter linearer Verstärker

Amplificateur linéaire à contre-réaction de type aval

(84) Designated Contracting States:
DE FR GB NL SE

(30) Priority: **31.10.1988 US 265084**

(43) Date of publication of application:
09.05.1990 Bulletin 1990/19

(73) Proprietor: **AT&T Corp.**
New York, NY 10013-2412 (US)

(72) Inventor: **Myer, Robert E.**
Denville New Jersey 07834 (US)

(74) Representative:
Buckley, Christopher Simon Thirsk et al
AT&T (UK) LTD.,
AT&T Intellectual Property Division,
5 Mornington Road
Woodford Green, Essex IG8 0TU (GB)

(56) References cited:
GB-A- 2 167 256 **US-A- 3 922 617**
US-A- 4 394 624 **US-A- 4 560 945**
US-A- 4 580 105

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

EP 0 367 457 B1

Description

This invention relates to feed forward circuits and finds application in high power linear amplifiers.

RF linear amplifiers utilize devices that exhibit non-linear characteristics at higher power levels whereby signal distortion is introduced. If more than one signal is applied to a linear amplifier, its non-linear characteristics cause an unwanted multiplicative interaction of the signals being amplified and the amplifier output contains intermodulation products. These intermodulation products cause interference and crosstalk over the amplifier frequency operating range which interference may exceed established transmission standards.

As is well known, intermodulation distortion can be reduced by negative feedback of the distortion components, predistortion of the signal to be amplified to cancel the amplifier generated distortion or by separating the distortion component of the amplifier output and feeding forward the distortion component to cancel the distortion in the amplifier output signal. Of these techniques, the forward feed approach provides the most improvement. Forward feed, however, is the most difficult to apply since it requires modifying the separated distortion component in amplitude and phase to match the gain and phase shift of the amplifier on a continuous basis.

U.S.A. Patent 3,886,470 discloses a forward feed amplifier system in which an amplified signal from a main amplifier is compared with a time delayed unamplified signal to isolate the noise and distortion components produced by the main amplifier. The isolated distortion and noise components are then amplified in an auxiliary amplifier and combined with the signal amplified in the main amplifier to cancel the error caused by main amplifier distortion. In such a system, it is necessary to adjust the delay and amplitude of the unamplified signal to obtain complete isolation of the distortion and noise components from the main amplifier and to control the phase and gain of the auxiliary amplifier to achieve adequate error cancellation. Such adjustments are difficult to make automatically.

U.S.A. Patent 4,580,105 discloses an arrangement for automatic reduction of intermodulation products in high power linear amplifiers wherein a distortion simulating pilot at a preset frequency is injected at the input of an amplifier which uses feed forward distortion correction. The magnitude of the pilot signal in the amplifier output is used to control a decreasing step size controller to adjust the gain and phase of the feed forward distortion signal. In this way, both the pilot signal and the distortion introduced by the amplifier are removed. The injected pilot permits a high degree of automatic control. The problem of having a pilot that occupies a portion of the amplifier band which could otherwise be employed to carry an information bearing signal remains. As a result, the frequency usage efficiency is substantially reduced.

U.S.A. patent 4,560,945 discloses an adaptive feed forward cancellation system employing modulators to

control the phase and amplitude of cancellation signals used for reducing distortion and inter modulation product signals of a bank of power amplifiers. To prevent coupling of these signals through the modulators to the output of the amplifier, the modulators are connected to the inputs of the bank of power amplifiers.

U.S.A. patent 4,394,624 discloses an amplification system for processing multiple channels over a wide frequency range. Feed forward techniques are utilized to reduce distortion products in the amplifier output. Distortion reduction is enhanced by treating channels of individual frequency sub-bands of the multichannel signal being compensated.

According to this invention there is provided a feed forward circuit according to claim 1.

In one embodiment the frequency spectrum of the amplifier output signal is scanned to detect a frequency at which there is an existing carrier. The magnitude of the detected carrier is used to control the adjustment of the magnitude and phase of the main amplifier path signal whereby the gain of the main amplifier path is stabilized.

In another embodiment the frequency spectrum of the amplifier output signal is scanned to detect a frequency at which there is no signal and a pilot signal at the detected frequency is coupled to the first and second circuit paths. The pilot signal component of the combined outputs of the first and second circuit paths is used to control the magnitude and phase adjustment.

Brief Description of the Drawing

FIG. 1 shows a general block diagram of an amplifier using a carrier signal for forward feed distortion correction that is illustrative of the invention;
FIG. 2 shows a general block diagram of another amplifier using a pilot signal for forward feed distortion correction that is illustrative of the invention;
FIG. 3 shows a more detailed diagram of the controller used in the circuit of FIG. 1;
FIGS. 4, 5 and 6 are flow charts illustrating the operation of the controller for the amplifier of FIG. 1;
FIG. 7 shows waveforms illustrating the operation of the circuit of FIG. 1 in the amplifier frequency spectrum;
FIG. 8 is a flow chart illustrating the operation of the controller for the amplifier of FIG. 2;
FIG. 9 shows a general block diagram of another amplifier using a pilot signal for intermodulation distortion correction that is illustrative of the invention; and
FIGS. 10 and 11 are flow charts illustrating the operation of the controller for the amplifier of FIG. 9.

Detailed Description

FIG. 1 depicts a forward feed amplifier illustrative of the invention that is operative to amplify signals across

a prescribed frequency band. Referring to FIG. 1, a composite input signal which may comprise a plurality of signals across the prescribed band is divided into two portions s_1 and s_2 by directional coupler 101. The amplitude and phase of signal s_1 is modified in amplitude and phase adjuster 105, amplified in main amplifier 110, and directed to the output 132 through directional coupler 113, delay 119, directional couplers 127 and 130. Distortion and intermodulation product components may be added by power amplifier 110 as aforementioned which distortion must be removed from the signal appearing at output 132.

Signal s_2 is delayed in delay circuit 103 and applied to one input of cancellation circuit 115 without any distortion being introduced. Directional coupler 113 splits the signal from power amplifier 110 and supplies a portion of the power amplifier output to the other input of cancellation circuit 115. The signal from directional coupler 113 has a distortion and intermodulation product component but the signal from delay 103 is clean, i.e., substantially free of any distortion. The clean signal from delay 103 is subtracted from the distorted amplifier output signal in cancellation circuit 115. If the amplitude and phase of the power amplifier input is properly adjusted, the amplified signal from directional coupler 113 is canceled by the clean signal from delay 103. As a result, only the distortion and intermodulation component D appears at the cancellation circuit output.

A portion of the distortion component D from cancellation circuit 115 is passed through signal splitter 117, amplitude and phase adjuster 122 and correction amplifier 124 into directional coupler 127 wherein it is subtracted from the output of the power amplifier applied via directional coupler 113 and delay 119. The time delay of delay 119 is set to compensate for the signal delay through the path including signal splitter 117, amplitude and phase adjuster 122 and auxiliary amplifier 124. Consequently, the output signal from directional coupler 127 has all or a substantial portion of the distortion from the power amplifier removed.

In order to assure maximum distortion removal, the distortion signal must be measured and amplitude and phase adjusters controlled to reduce the distortion. FIG. 7 illustrates the frequency band of the circuit of FIG. 1. Carrier signals shown in waveforms 701, 703 and 705 have amplitudes greater than -30 db and an intermodulation distortion product signal 707 has an amplitude between -30 and -60 db. Controller 140 is operative to scan output 132 from one end, e.g., f_L , of the prescribed frequency band of the circuit of FIG. 1 to locate carrier signal S_c (waveform 701). Once the carrier signal is located, the magnitude of the carrier signal from cancellation circuit 115 is supplied to the controller via narrow band receiver 150 and the amplitude and phase parameters of amplitude and phase corrector 105 are iteratively modified by the controller to drive the carrier signal component of the output of the cancellation circuit to a minimum. This amplitude and phase adjustment assures that

output of the cancellation circuit has the maximum carrier signal reduction. It is also necessary to minimize the intermodulation product component of the power amplifier output.

The prescribed frequency band is again scanned from end f_L in FIG. 7 to detect the intermodulation product signal of waveform 707. Once the intermodulation product signal is found, the parameters of amplitude and phase adjuster 122 are iteratively modified by controller 140 to minimize the intermodulation product signal appearing on lead 134 from directional coupler 130. Advantageously, it is not necessary to remove a portion of the prescribed frequency band from service in order to insert a pilot signal for distortion reduction.

Controller 140 is shown in greater detail in FIG. 3. The circuit of FIG. 3 comprises a signal processor arrangement such as the Intel type D87C51 microprocessor and includes control program store 305, control processor 310, carrier and intermodulation signal store 315, input interface 303, output interface 335 and bus 318. Analog to digital converter 301 receives signals representative of the magnitude of signals from receiver 150 and converts the analog signal into a series of digital values. Control processor 310 operating in accordance with instructions stored in control program store 305 causes these digital values to be sent to store 315 via input interface 303 and bus 318. The processor also provides digital signals to digital to analog converters 320, 325, 330, 340 and 345 via bus 318 and output interface 335. The analog output of converter 320 is supplied to voltage controlled oscillator (VCO) 142 to direct scanning operations. The outputs of converters 325 and 330 are sent to the amplitude adjustment control and the phase adjustment control of amplitude and phase adjuster 105 via leads 153 and 155 to modify the adjuster's amplitude and phase characteristics, respectively. The outputs of converters 340 and 345 are sent to amplitude and phase adjuster 122 via leads 157 and 159 to modify its amplitude and phase parameters. Interface 335 is also connected to the control lead of RF switch 137 to determine its position during the control operations.

Prior to the start of operation of the circuit of FIG. 1, amplitude and phase adjusters 105 and 122 are manually trimmed to optimum settings. Controller 140 is adapted to maintain optimum operation over time under varying conditions. Amplitude and phase adjuster 105 modifies the amplitude and phase characteristics of the circuit path including power amplifier 110 so that the amplifier output signal is canceled by the undistorted input signal from delay 103. Controller 140 is first connected to directional coupler 130 by RF switch 137 and directs the scanning of the frequency spectrum of the signal therefrom through VCO 142, mixer 145 and narrow band receiver 150 in FIG. 1 to detect a carrier. It is then connected to splitter 117 at the output of cancellation circuit 115 and the amplitude and phase parameters of adjuster 105 are adjusted to minimize the magnitude of the carrier appearing on lead 165. After the carrier component is min-

imized or a preset number of adjustments are made, the controller operates to scan the prescribed frequency band from end f_L on lead 134 to detect an intermodulation signal and makes a sequence of adjustments of the amplitude and phase parameters of adjuster 122 to reduce the intermodulation signal on lead 134 below a prescribed threshold. The controller continuously cycles through parameter adjustment of amplitude and phase adjusters 105 and 122.

The operation of the controller of FIG. 3 is directed by instructions permanently stored in control program store 305. FIG. 4 is a flow chart illustrating the operation of the controller 140 in accordance with the instructions stored therein. With reference to FIGS. 3 and 4, control processor 310 initially resets digital to analog converters 320, 325, 330, 340 and 345 as per program step 401. Carrier adjustment control signals and the intermodulation adjustment control signals are then initialized in steps 402 and 403 and RF switch 137 is set to receive the signal on lead 134 (step 404). At this time, VCO circuit 142 is set by digital to analog converter 320 to be at the f_L end of the prescribed frequency range of the amplifier. RF switch 137 is set to couple lead 134 to one input of mixer 145 and VCO 142 is coupled to the other input of mixer 145. In the loop from step 405 to step 407, the prescribed frequency band is scanned (step 405) until a carrier signal is detected at lead 134 (step 407). Signals obtained at narrow band receiver 150 during the scan are applied to analog to digital converter 301 in FIG. 3 and stored by the control processor in data store 315. Upon detection of a carrier signal by the control processor, the carrier signal amplitude and frequency are stored and the scan frequency of VCO 142 is maintained (step 410).

Processor 310 sends a signal to RF Switch 137 to change its position to couple the distortion signal from splitter 117 to mixer 145 (step 412). At this time, the signal on lead 165 corresponding to the detected carrier is applied from receiver 150 to analog to digital converter 301. A signal N which counts the number of carrier signal adjustments is then set to one (step 415) and the carrier signal adjustment loop from step 417 to step 430 is entered. During the iterative detected carrier signal adjustment, the parameters of amplitude and phase adjuster 105 are modified to minimize the carrier signal observed by the control processor. The loop is iterated until the carrier signal falls below a predetermined threshold or until a preset number of adjustments have been made.

In the carrier adjustment loop, the carrier signal at splitter 117 is applied to analog to digital converter 301 via RF switch 137, mixer 145 and receiver 150. The carrier magnitude data is analyzed and adjustments are made to the amplitude and phase parameters of adjuster 105 (step 417). The magnitude of the carrier signal $M(S_c)$ is compared to the predetermined threshold in decision step 420 by processor 310. Until the carrier magnitude is less than the threshold TH, the loop is iterated. In each iteration, the magnitude of the carrier signal from splitter 117 is compared to a threshold value (step 420).

If the magnitude of the carrier signal at splitter 117 is less than the threshold value, e.g., -30db, the carrier component in the output of cancellation circuit 115 in FIG. 1 is determined to be acceptable, control is passed to step 433 and the intermodulation signal reduction is started. Where the magnitude is equal to or greater than the threshold value TH, the carrier adjustment count is incremented (step 427) and compared to a predetermined number N^* (step 430). If N^* is exceeded the iterations are terminated and the intermodulation product signal reduction is begun in step 433. The operations of data analysis step 417 are shown in greater detail in the flow chart of FIG. 5.

With reference to FIG. 5, the analysis involves separate adjustment of the amplitude and phase parameters of adjuster 105. Decision step 501 is entered from step 415 or step 430 to determine whether the amplitude or the phase parameter is to be adjusted in the current iteration. This is done by dividing the adjustment count signal N by 10. If the result is even, the control signals DR, CN and SS are set to the amplitude adjustment values DRA, CNA and SSA in step 505. Otherwise the adjustment control signals DR, CN and SS are set to DRP, CNP and SSP for phase adjustment in step 510. Assume for purposes of illustration that amplitude adjustment is selected. The direction of change control signal DR is initially set to the value, i.e., I (increase) or D (decrease), obtained in the last iteration. The condition control signal is set to either B (better) or W (worse) corresponding to the corrective value of the last iteration and the correction step size SS is set to a large value, medium value or small value corresponding to the last iteration.

Decision step 515 is then entered in which the control parameters are evaluated. If $CN=B$ and $DR=I$ or $CN=W$ and $DR=D$ indicating an improvement on increase or a worsening on decrease during the last iteration, control signal DR is set to I and the control voltage on amplitude adjustment digital to analog converter 325 is increased by an amount corresponding to the setting of step size signal SS (step 525). In the event that the condition $CN=B$ and $DR=I$ or $CN=W$ and $DR=D$ is not satisfied, direction control DR is set to D and the control voltage on the amplitude adjustment converter is decreased by the amount corresponding to the last iteration step size SS (step 520). In the initial iteration, the step size is preset to zero.

After the adjustment of step 520 or step 525, the carrier detected signal amplitude $M(S_c)$ is input from receiver 150 of FIG. 1 (step 530) and compared to the amplitude of the peg iteration $M(S_c)^*$ (step 533). If $M(S_c) \geq M(S_c)^*$, the adjustment status is worse and condition signal CN is set to W (step 538). Where $M(S_c)$ is smaller than $M(S_c)^*$, the adjustment status is better and CN is set to B (step 535). $M(S_c)^*$ is then set to the current magnitude value $M(S_c)$ in step 540 preparatory for the next iteration.

The range of the present magnitude signal $M(S_c)$ is then determined in decision steps 542, 544 and 546 so

that the step size of the next iteration can be adjusted. If the magnitude of $M(Sc)$ is greater than -10db relative to the peak of the detected carrier, the step size is set to a large value in step 550 so that the next adjustment provides a large correction. A magnitude of $M(Sc)$ between -10 and -20 db causes the step size to be set to a medium value in step 552 and a step size between -20 and -30 db generates a small step size in step 554. If the magnitude of $M(Sc)$ is less than -30 db, the step size is set to zero in step 548. Since $N/10$ is even for amplitude adjustment, step 564 is entered via decision step 560 and the updated parameters DR, CN and SS are stored as signals DRA, CNA and SSA. If $N/10$ is odd, control parameters DR, CN and SS are stored as signals DRP, CNP and SSP in step 562. Processor control is then passed to step 420 in FIG. 4.

Where the signal $N/10$ is odd, the operation of the control processor is the same as previously described with respect to FIG.5 except that condition control signal CNP, direction control signal DRP and step size signal SSP are obtained as indicated in step 510 and used as control signals CN, DR and SS. Maximum adjustment count signal N^* may be set to a high value, e.g., 10 so that the control processor adjusts one of the amplitude and phase parameters of adjuster 105 ten times and then adjusts the other of the amplitude and phase parameters 10 times or until the magnitude of the carrier signal $M(Sc)$ falls below threshold TH.

When the carrier processing loop of FIG. 4 is exited via decision step 420 or 430, processor 310 causes RF switch 137 to be repositioned so that lead 134 from directional coupler 130 is connected to one input of mixer 145 and the output of receiver 150 corresponds to the output signal at lead 134 (step 433). The controller is then conditioned to scan the frequency range of the amplifier from the same end used as the starting frequency of the carrier signal to search for an intermodulation product signal, e.g., signal between -30 db and -60 db (step 435). If such an intermodulation product signal is detected in step 440, the intermodulation count signal M is set to one (step 443) and intermodulation adjustment loop from step 445 to step 455 is entered. Otherwise, the processor returns to step 404 so that the carrier scan process of steps 405 and 407 is restarted.

In the intermodulation reduction loop, processor 310 analyzes the intermodulation signal magnitude IM and adjusts the amplitude and phase of adjuster 122 responsive thereto (step 445). After an adjustment is made to adjuster 122, the intermodulation signal IM is tested in decision step 448. If the magnitude IM is not between -30 and -60 db, processor control is passed to step 404 and the carrier signal search loop is reentered. When the IM signal is between -30 and -60 db, another iteration of the intermodulation reduction loop is needed and intermodulation count signal M is incremented (step 452). The incremented value is compared to maximum count signal M^* (step 455) and the loop is reentered in step 445. If the magnitude IM is greater than -30 db, the de-

tected signal may not be an intermodulation signal and control is returned to step 404. Where IM is below -60 db, the value is acceptable and step 404 is reentered. The intermodulation reduction loop may be exited from either decision steps 448 or 455.

The intermodulation signal analysis and adjustment step 445 is shown in greater detail in FIG. 6. Referring to FIG. 6, the analysis involves separate adjustment of the amplitude and phase parameters of adjuster 122. Decision step 601 is entered from step 443 or 455 in FIG. 4 to determine whether the amplitude or the phase parameter is to be adjusted in the current iteration. This is done by dividing the adjustment count signal M by 10. If the result is even, the control signals for the adjustments DR, CN, and SS are set to previous intermodulation values DRIA, CNIA and SSIA in step 605. Otherwise the adjustment control signals DR, CN, and SS are set to previous intermodulation values DRIP, CNIP and SSIP in step 610. Assume for purposes of illustration that amplitude adjustment is selected. The direction of change control signal DR is initially set to the value, i.e., I (increase) or D (decrease), obtained in the last iteration. The condition control signal is set to either B (better) or W (worse) corresponding to the corrective value of the last iteration and the correction step size SS is set to a large value, medium value or small value corresponding to the last iteration.

Decision step 615 is then entered wherein the control parameters are evaluated. If $CN=B$ and $DR=I$ or $CN=W$ and $DR=D$ indicating an improvement on increase or a worsening on decrease during the last iteration, control signal DR is set to I and the control voltage on amplitude adjustment digital to analog converter 340 is increased by an amount corresponding to the setting of step size signal SS (step 625). In the event that the condition $CN=B$ and $DR=I$ or $CN=W$ and $DR=D$ is not satisfied, direction control DR is set to D and the control voltage on the amplitude adjustment converter is decreased by the amount corresponding to the last iteration step size SS (step 620). In the initial iteration, the step size is preset to zero.

After the adjustment of step 620 or step 625, the intermodulation signal amplitude IM is input from receiver 150 of FIG. 1 (step 630) and compared to the amplitude of the preceding iteration IM^* (step 633). If $IM \geq IM^*$, the adjustment status is worse and condition signal CN is set to W (step 638). Where IM is smaller than IM^* , the adjustment status is better and CN is set to B (step 635). IM^* is then set to the current magnitude value IM in step 640 preparatory for the next iteration.

The range of the present magnitude signal IM is then determined in decision steps 642, 644 and 646 so that the step size of the next iteration can be adjusted. If the magnitude of IM is greater than -40 db relative to the peak of the detected carrier the step size is set to a large value in step 650 and the next adjustment provides a large correction. A magnitude of IM between -40 and -50 db causes the step size to be set to a medium value in

step 652 and a step size between -50 and -60 db generates a small step size in step 654. If the magnitude of IM is less than -60 db, the step size is set to zero in step 648. Since $M/10$ is even for amplitude adjustment, step 664 is entered via decision step 660 and the updated parameters DR, CN and SS stored as signals DR1A, CN1A and SS1A. If $M/10$ is odd, control parameters DR, CN and SS are stored as signals DR1P, CN1P and SS1P in step 662. Processor control is then passed to step 448 in FIG. 4.

Where the signal $M/10$ is odd, the operation of the control processor is the same as previously described with respect to FIG. 6 except that condition control signal CN1P, direction control signal DR1P and step size signal SS1P are obtained as indicated in step 610 and used as control signals CN, DR and SS. Maximum adjustment count signal M^* may be set to a value such as 10 so that the control processor adjusts one of the amplitude and phase parameters of adjuster 105 ten times and then adjusts the other of the amplitude and phase parameters 10 times or until the conditions of step 448 are met.

When the data analysis and comparison of steps 445 and 448 are completed, intermodulation count M is incremented (step 452) and the count is compared to the maximum allowable count $M(\text{Sc})^*$ in decision step 455. If $M > M^*$, step 404 is reentered to begin the carrier signal search operations. Where $M \leq M^*$ in step 455, the next iteration is then started in step 445. The iterations are ended when the intermodulation product signal is outside the -30 to -60 db range set in decision step 448 or the iterations time out in step 455 because count signal $M > M^*$. As a result of the intermodulation reduction loop operation, the intermodulation distortion is reduced by readjusting the parameters of amplitude and phase adjuster 122 until an acceptable level of intermodulation distortion is obtained.

FIG. 2 depicts a block diagram of another embodiment illustrative of the invention in which the prescribed frequency range of the amplifier circuit is scanned from end f_L to locate a frequency at which there is no carrier or other signal except noise. Upon detection of a location in the frequency range where only noise is detected, a pilot signal having the detected frequency is introduced into the input of the power amplifier. The pilot operates in the same manner as the detected carrier signal described with respect to FIG. 1 so that the parameters of the main amplifier amplitude and phase adjuster may be modified to minimize the pilot signal and the parameters of the main amplifier amplitude and phase adjuster after the cancellation circuit may be modified to minimize the intermodulation products signal.

Referring to FIG. 2, the power amplifier circuit path includes directional coupler 201, gain and phase adjuster 205, power amplifier 210 and directional coupler 213 which operate as described with respect to FIG. 1. In addition, directional coupler 276 is inserted before directional coupler 201 so that a pilot signal may be introduced. The input signal delay path comprises delay 203.

Cancellation circuit 215 cancels the signal component from the power amplifier path with the delayed input signal from the delay path so that the distortion component appears at the input of splitter 217. Amplitude and phase adjuster 222 modifies the distortion component from the cancellation circuit and applies the modified distortion component to directional coupler 227 via auxiliary amplifier 224. The amplifier output is obtained at lead 232 via directional coupler 230. In FIG. 2, the pilot signal is introduced into both the power amplifier and delay paths and the magnitude of the pilot signal at the output of the cancellation circuit is used to adjust the amplitude and phase parameters of adjuster 205 to keep the pilot signal magnitude at the cancellation circuit output at its minimum value.

Controller 240 is substantially the same as controller 140 of FIG. 1 except that the instructions in control program store 305 are modified to scan the prescribed frequency band from end f_L to locate a frequency at which there is no signal and to insert a pilot signal at that frequency into directional coupler 276. In order to generate a pilot signal, VCO 242 drives frequency shifter 272 so that it produces a signal at the detected frequency. The inserted pilot then operates as a carrier as described with respect to the flow charts of FIGS. 4 and 5. The operations of FIG. 4 and FIG. 6 with respect to intermodulation product signal reduction are unchanged. Thus rather than scanning for a carrier signal as in steps 405 and 407, the scan steps illustrated in FIG. 8 are performed.

With reference to FIG. 8, digital to analog converters 325, 330, 340 and 345 are initially reset in step 801 and the pilot adjust and intermodulation adjust control signals are initialized in steps 802 and 803. RF switch 237 is then set to couple the signal on lead 234 to mixer 245 (step 804) and controller 240 is directed to scan from one end of the prescribed frequency band for a frequency at which there is no signal (step 805). When the absence of a signal is detected in step 807, the detected frequency is stored (step 810) in data store 315 of FIG. 3. RF switch 237 is then set to connect splitter 217 to mixer 245 (step 812) and the pilot adjust count signal N in the controller processor is reset to zero (step 814). A pilot signal is generated in VCO 242 and converted to the detected frequency in frequency shifter 272. The detected frequency pilot signal is then applied to directional coupler 276 (step 815). The remaining operations of FIG. 8 correspond to the operations with respect to FIG. 1 shown in FIG. 4 except that the magnitude of the pilot signal is analyzed in step 817 of FIG. 8 and FIG. 5 and the pilot signal is turned off (step 823 of FIG. 8). The intermodulation signal reduction in steps 833 through 855 are the same as the corresponding steps in FIG. 4 and FIG. 6 where the intermodulation signal is the first such signal detected in the scan operations of steps 835 and 840. Advantageously, the pilot is inserted at any unused part of the amplifier frequency band and the full frequency band except for the unused pilot frequency may be used for transmission.

The operation of the amplifier of FIG. 1 in reducing intermodulation products is dependent on the stability of the intermodulation signal used to control amplitude and phase adjuster 122. As is well known in the art, the intermodulation signal produced by a power amplifier may vary considerably. Distortion removal may be further improved by using a well-defined pilot signal in place of the detected intermodulation signal to reduce distortion. A modified arrangement to utilize such a well defined pilot is illustrated in the circuit of FIG. 9 wherein the carrier signal detection and carrier signal minimization is performed as in FIG. 1. The scanning for an intermodulation signal, however, is replaced by a scan for a frequency at which there is no signal. When the absence of a signal is detected, a pilot signal is inserted at that frequency in the power amplifier path, preferably prior to power amplifier 910. Since the pilot is not introduced into the delay path, it is not canceled in cancellation circuit 915 and is available as part of the distortion component therefrom. The magnitude of pilot signal on lead 934 from directional coupler 930 is applied to controller 940 which sends adjustment signals to gain and phase adjuster 922. When this pilot is reduced to an acceptable level, it is for all practical purposes eliminated from the output and does not interfere with the full use of the prescribed frequency band of the amplifier.

Referring to FIG. 9, the power amplifier circuit path includes directional coupler 901, gain and phase adjuster 905, power amplifier 910 and directional coupler 913 which operate as described with respect to FIG. 1. In addition, directional coupler 976 is inserted between directional coupler 901 and gain and phase adjuster 905 whereby a pilot signal may be introduced into the power amplifier path. The input signal delay path comprises delay 903. Cancellation circuit 915 cancels the signal component from the power amplifier path with the delayed input signal from the delay path so that the distortion component appears at the input of splitter 917. Amplitude and phase adjuster 922 modifies the distortion component from the cancellation circuit and applies the modified distortion component to directional coupler 927 via auxiliary amplifier 924. The amplifier output is obtained at lead 932 via directional coupler 930. As aforementioned, the pilot signal when introduced at directional coupler 976 appears at the output of cancellation circuit 915 as part of the distortion component not affected by the adjustment of gain and phase adjuster 905.

Controller 940 is substantially the same as controller 140 of FIG. 1 except that the instructions in control program store 305 are modified after carrier signal detection and adjustment to scan the prescribed frequency band from end f_L in FIG. 7 to locate a frequency at which there is no signal and to insert a pilot signal at that frequency into directional coupler 976. The operations of controller 940 are illustrated in the flow charts of FIGS. 10 and 11. In order to generate a pilot signal, VCO 942 drives frequency shifter 972 which produces a signal at the detected frequency as is well known in the art. The inserted

pilot then operates in place of the intermodulation signal described with respect to the flow charts of FIGS. 4 and 6. The operations of FIG. 10 with respect to carrier signal reduction through modification of the parameters of gain and phase adjuster 905 are substantially the same as in FIGS. 4 and 5. The operations of FIGS. 10 and 11 related to scanning for an unused frequency and adjusting the parameters of gain and phase adjuster 922, however, are different from the scanning for an intermodulation signal and adjustment of the distortion signal in FIGS. 4 and 6.

With reference to FIGS. 3, 9 and 10, digital to analog converters 325, 330, 340 and 345 are initially reset in step 1001 and the carrier adjust signals DRA, CNA, SSA, DRP, CNP, and SSP and pilot adjust control signals DRPA, CNPA, SSPA, DRPA, CNPP and SSPP are initialized in steps 1002 and 1003. RF switch 937 is then set to couple the signal on lead 934 to mixer 942 (step 1004). In the loop from step 1005 to step 1007, the prescribed frequency band is scanned (step 1005) until a carrier signal is detected at lead 934 (step 1007). Signals obtained at narrow band receiver 950 during the scan are applied to analog to digital converter 301 in FIG. 3 and stored by the control processor in data store 315. Upon detection of a carrier signal by the control processor, the carrier signal amplitude and frequency are stored in the controller and the scan frequency of VCO 942 is maintained (step 1010).

Processor 310 sends a signal to RF Switch 937 to change its position and couple the uncanceled signal from splitter 917 to mixer 945 (step 1012). At this time, the signal corresponding to the detected carrier is applied from receiver 950 to analog to digital converter 301. A signal N which counts the number of carrier signal adjustments is then set to zero (step 1015) and the carrier signal adjustment loop from step 1017 to step 1030 is entered. During the iterative detected carrier signal adjustment, the parameters of amplitude and phase adjuster 905 are modified to minimize the carrier signal observed by the control processor. The loop is iterated until the carrier signal falls below a predetermined threshold or until a preset number of adjustments have been made.

In the carrier adjustment loop, the carrier signal at splitter 917 is applied to analog to digital converter 301 via RF switch 937, mixer 945 and narrow band receiver 950. The carrier magnitude data is analyzed and adjustments are made to the amplitude and phase parameters of adjuster 905 (step 1017). The magnitude of the carrier signal $M(S_c)$ is compared to the predetermined threshold in decision (step 1020) by processor 310. Until the carrier magnitude is less than the threshold TH, the loop is iterated. In each iteration, the magnitude of the carrier signal from splitter 917 is compared to a threshold value (step 1020). If the magnitude of the carrier signal at splitter 917 is less than the threshold value, the carrier component in the output of cancellation circuit 915 in FIG. 9 is determined to be acceptable, control is passed to step 1033 and the intermodulation distortion reduction is started.

Where the magnitude is equal to or greater than the threshold value TH, the carrier adjustment count is incremented (step 1027) and compared to a predetermined number N* (step 1030). If N* is exceeded, the iterations are terminated. The details of the operation of step 1017 are the same as set forth in FIG. 5 with respect to FIG. 1.

After the carrier adjust loop is exited, RF switch 937 is set to connect lead 934 to mixer 945 (step 1033) and the pilot signal operations are started in the loop including steps 1035 and 1040. In step 1035, the frequency band of the amplifier is scanned a narrow portion at a time. When the absence of a signal is detected (step 1040) by monitoring for output on lead 934 lower than any expected signal, the frequency at which only noise is obtained is stored (step 1041). A pilot signal is then turned on at the detected frequency and applied to directional coupler 976 (step 1043). The pilot adjust counter of controller 940 is set to zero (step 1044) and the pilot adjust loop from step 1045 to step 1055 is entered. In step 1045, the magnitude of the pilot at lead 934 is applied to controller 940 via RF switch 937, mixer 945 and narrow band receiver 950 and the amplitude and phase of adjuster 922 is modified to reduce the signal on lead 934. After each adjustment, the magnitude of the pilot is compared to the -60 db level (step 1048). If the pilot is less than -60 db, the pilot signal is turned off (step 1060) and controller 940 reenters step 1004 to restart the carrier search operations. Otherwise, the pilot adjust count is incremented (step 1052) and the count M is compared to the maximum count M* (step 1055). Until the M* count is reached or the pilot magnitude falls below -60 db, the pilot adjustment loop is reentered at step 1045.

The pilot signal analysis and adjustment step 1045 is shown in greater detail in FIG. 11. Referring to FIG. 11, the analysis involves separate adjustment of the amplitude and phase parameters of adjuster 922. Decision step 1101 is entered from step 1043 or 1055 in FIG. 10 to determine whether the amplitude or the phase parameter is to be adjusted in the current iteration. As previously described, this is done by dividing the adjustment count signal M by 10. If the result is even, the control signals for the adjustments DR, CN, and SS are set to previous amplitude adjustment values DRPA, CNPA and SSPA in step 1105. Otherwise the adjustment control signals DR, CN, and SS are set to previous phase adjustment values DRPP, CNPP and SSPP in step 1110. Assume for purposes of illustration that amplitude adjustment is selected. The direction of change control signal DR is initially set to the value, i.e., I (increase) or D (decrease), obtained in the last iteration. The condition control signal is set to either B (better) or W (worse) corresponding to the corrective value of the last iteration and the correction step size SS is set to a large value, medium value or small value corresponding to the last iteration.

Decision step 1115 is then entered wherein the con-

trol parameters are evaluated. If CN=B and DR=I or CN=W and DR=D indicating an improvement on increase or a worsening on decrease during the last iteration, control signal DR is set to I and the control voltage on amplitude adjustment digital to analog converter 340 is increased by an amount corresponding to the setting of step size signal SS (step 1125). In the event that the condition CN=B and DR=I or CN=W and DR=D is not satisfied, direction control DR is set to D and the control voltage on the amplitude adjustment converter is decreased by the amount corresponding to the last iteration step size SS (step 1120). In the initial iteration, the step size is preset to zero.

After the adjustment of step 1120 or step 1125, the pilot signal amplitude PM is input from receiver 950 of FIG. 9 (step 1130) and compared to the amplitude of the preceding iteration PM* (step 1133). If $PM \geq PM^*$, the adjustment status is worse and condition signal CN is set to W (step 1138). Where PM is smaller than PM*, the adjustment status is better and CN is set to B (step 1135). PM* is then set to the current magnitude value PM in step 1140 preparatory for the next iteration.

The range of the present magnitude signal PM is then determined in decision steps 1142, 1144 and 1146 so that the step size of the next iteration can be adjusted. If the magnitude of PM is greater than -40 db relative to the peak of the detected carrier the step size is set to a large value in step 1150 and the next adjustment provides a large correction. A magnitude of PM between -40 and -50 db causes the step size to be set to a medium value in step 1152 and a step size between -50 and -60 db generates a small step size in step 1154. If the magnitude of PM is less than -60 db, the step size is set to zero in step 1148. Since M/10 is even for amplitude adjustment, step 1164 is entered via decision step 1160 and the updated parameters DR, CN and SS stored as signals DRPA, CNPA and SSPA. If M/10 is odd, control parameters DR, CN and SS are stored as signals DRPP, CNPP and SSPP in step 1162. Processor control is then passed to step 1048 in FIG. 10.

Where the signal M/10 is odd, the operation of the control processor is the same as previously described with respect to FIG. 11 except that condition control signal CNPP, direction control signal DRPP and step size signal SSPP are obtained as indicated in step 1110 and used as control signals CN, DR and SS. Maximum adjustment count signal M* may be set to 10 so that the control processor adjusts one of the amplitude and phase parameters of adjuster 922 ten times and then adjusts the other of the amplitude and phase parameters 10 times or until the conditions of step 1048 are met.

When the data analysis and comparison of steps 1045 and 1048 are completed, pilot count M is incremented (step 1052) and the count is compared to the maximum allowable count M* in decision step 1055. If M is greater than M*, the pilot signal is turned off (step 1060) and step 1004 is reentered to begin the carrier signal search operations. Where M is equal to or less than

M* in step 1055, the next iteration is then started in step 1045. The iterations are ended when the pilot signal is less than -60 db level set in decision step 1048 or the iterations time out in step 1055 because count signal M is greater than M*. As a result of the pilot reduction loop operation, the intermodulation distortion is reduced by readjusting the parameters of amplitude and phase adjuster 922 until an acceptable level of intermodulation distortion is obtained.

Claims

1. A feed forward circuit comprising:

means for receiving one or more input signals in a prescribed frequency range;
 a first circuit path (101,105,110,113) having an input connected to the receiving means, an output, and power amplifying means (110) responsive to the one or more input signals for generating an output signal having a distortion component;
 a second circuit path (101,103) having an input connected to the receiving means, an output, and delay means (103) for transferring the one or more input signals without distortion;
 means (115) for combining the power amplifying means output signal from the output of the first circuit path with the transferred one or more input signals from the output of the second circuit path to form a signal representative of the distortion component of the first circuit path output signal;
 means (127) for subtracting the signal from the combining means from the output signal of the first circuit path to reduce the distortion component of the output signal of the first path;
 means (117,150,140) for detecting a first type signal within the prescribed frequency range,
 means (105) responsive to the magnitude of the detected first type signal from the combining means for modifying the amplitude and phase of a signal in the first circuit path to reduce the magnitude of the detected first type signal from the combining means;
 and CHARACTERIZED BY
 means (310,420) for determining the magnitude of the detected first type signal from the combining means, and in that the modifying means comprises means responsive to the determined magnitude of the detected first type signal from the combining means for sequentially changing the amplitude of signals in the first circuit path to reduce the determined magnitude of the first type signal from the combining means and changing the phase of signals in the first circuit path to reduce the determined magnitude of the

first type signal from the combining means.

2. A circuit according to claim 1 wherein the detecting means comprises means (137,140,142,145) for scanning the output of the subtracting means over the prescribed frequency range to detect a signal exceeding a first predetermined threshold.
3. A circuit according to claim 2 wherein
 the first type signal is a carrier signal.
4. A circuit according to claim 1,2, or 3 comprising
 means (130,137,145,150,140) connected to the output of the subtracting means for detecting a second type signal associated with the detected first type within the prescribed frequency range; and
 means (122) responsive to the magnitude of the detected second type signal for modifying the amplitude and phase of the signal from the combining means to reduce the magnitude of the detected second type signal at the output of the subtracting means.
5. A circuit according to claim 4 wherein the means for modifying the amplitude and phase of the signal from the combining means comprises
 means (310,448) for determining the magnitude of the detected second type signal from the subtracting means, and means (310,FIG.6) responsive to the determined magnitude of the detected second type signal for sequentially changing the amplitude of the signal from the combining means to reduce the determined magnitude of the detected second type signal from the subtracting means and changing the phase of the signal from the combining means to reduce the determined magnitude of the second type signal from the subtracting means.
6. A circuit according to claim 5 wherein the means for detecting the second type signal comprises
 means (137,140,142,145,150) for scanning the output of the subtracting means over the prescribed frequency range to detect a signal having a magnitude between second and third predetermined thresholds.
7. A circuit according to claim 6 wherein
 the second type signal is an intermodulation products signal.
8. A circuit according to claim 1 wherein the detecting

means comprises

means (310,805,807,810) for detecting a frequency within the prescribed frequency range having no signal thereat above a predetermined first threshold; and
 means (310,815) responsive to the detection of said frequency for inserting a pilot signal at said detected frequency at the input signal receiving means; and
 the modifying means comprises means (310, 817,820,827,830) responsive to the magnitude of the inserted pilot signal at the output of the combining means for modifying the amplitude and phase of the first circuit path to reduce the magnitude of the inserted pilot signal at the output of the combining means.

9. A circuit according to claim 1 comprising

means (930,937,945,950,940) connected to the output of the subtracting means for detecting a frequency within the prescribed frequency range having no signal thereat above a predetermined threshold;
 means (940,942,972) responsive to the detection of said frequency for inserting a pilot signal at said detected frequency into the first circuit path; and
 means (940,922) responsive to the magnitude of the inserted pilot signal at the output of the subtracting means for modifying the amplitude and phase of the output signal from the combining means to reduce the magnitude of the inserted pilot signal at the output of the subtracting means.

Patentansprüche

1. Vorwärts gekoppelte Schaltung mit:

Mitteln zum Empfangen eines oder mehrerer Eingangssignale in einem vorgeschriebenen Frequenzbereich;
 einem ersten Schaltungsweg (101, 105, 110, 113) mit einem mit den Empfangsmitteln verbundenen Eingang, einem Ausgang und auf das eine oder die mehreren Eingangssignale reagierenden Leistungsverstärkungsmitteln (110) zum Erzeugen eines Ausgangssignals mit einer Verzerrungskomponente;
 einem zweiten Schaltungsweg (101, 103) mit einem mit den Empfangsmitteln verbundenen Eingang, einem Ausgang und Verzögerungsmitteln (103) zum Übertragen des einen oder der mehreren Eingangssignale ohne Verzerrung;

Mitteln (115) zum Kombinieren des Ausgangssignals der Leistungsverstärkungsmittel vom Ausgang des ersten Schaltungsweges mit dem oder den übertragenen einen oder mehreren Eingangssignalen vom Ausgang des zweiten Schaltungsweges zum Bilden eines die Verzerrungskomponente des ersten Schaltungswegausgangssignals darstellenden Signals;
 Mitteln (127) zum Abziehen des Signals von den Kombiniermitteln vom Ausgangssignal des ersten Schaltungsweges zum Reduzieren der Verzerrungskomponente des Ausgangssignals des ersten Weges;
 Mitteln (117, 150, 140) zum Demodulieren eines Signals der ersten Art im vorgeschriebenen Frequenzbereich,
 einem auf die Höhe des demodulierten Signals der ersten Art von den Kombiniermitteln reagierenden Mittel (105) zum Verändern der Amplitude und Phase eines Signals im ersten Schaltungsweg zum Reduzieren der Höhe des demodulierten Signals der ersten Art von den Kombiniermitteln;
 und gekennzeichnet durch
 Mittel (310, 420) zum Bestimmen der Höhe des demodulierten Signals der ersten Art von den Kombiniermitteln, und dadurch, daß das Veränderungsmittel auf die bestimmte Höhe des demodulierten Signals der ersten Art von den Kombiniermitteln reagierende Mittel zum aufeinanderfolgenden Verändern der Amplitude von Signalen auf dem ersten Schaltungsweg zum Reduzieren der bestimmten Höhe des Signals der ersten Art von den Kombiniermitteln und Verändern der Phase von Signalen auf dem ersten Schaltungsweg zum Reduzieren der bestimmten Höhe des Signals der ersten Art von den Kombiniermitteln umfaßt.

2. Schaltung nach Anspruch 1, wobei das Demodulierungsmittel Mittel (137, 140, 142, 145) zum Abtasten des Ausgangs des Subtrahierungsmittels über den vorgeschriebenen Frequenzbereich zum Erkennen eines ersten vorbestimmten Schwellwert überschreitenden Signals umfaßt.

3. Schaltung nach Anspruch 2, wobei das Signal der ersten Art ein Trägersignal ist.

4. Schaltung nach Anspruch 1, 2 oder 3 mit an den Ausgang des Subtrahierungsmittels angeschlossenen Mitteln (130, 137, 145, 150, 140) zum Erkennen eines Signals der zweiten Art, das mit der erkannten ersten Art innerhalb des vorgeschriebenen Frequenzbereichs verbunden ist; und

auf die Höhe des erkannten Signals der zweiten Art reagierenden Mitteln (122) zum Verändern

der Amplitude und Phase des Signals von den Kombinierrmitteln zum Reduzieren der Höhe des erkannten Signals der zweiten Art am Ausgang des Subtrahiermittels.

5. Schaltung nach Anspruch 4, wobei das Mittel zum Verändern der Amplitude und Phase des Signals von den Kombinierrmitteln folgendes umfaßt:

Mittel (310, 448) zum Bestimmen der Höhe des erkannten Signals der zweiten Art vom Subtrahiermittel und auf die bestimmte Höhe des erkannten Signals der zweiten Art reagierende Mittel (310, Figur 6) zum aufeinanderfolgenden Ändern der Amplitude des Signals von den Kombinierrmitteln zum Reduzieren der bestimmten Höhe des erkannten Signals der zweiten Art vom Subtrahiermittel und Ändern der Phase des Signals von den Kombinierrmitteln zum Reduzieren der bestimmten Höhe des Signals der zweiten Art vom Subtrahiermittel.

6. Schaltung nach Anspruch 5, wobei das Mittel zum Erkennen des Signals der zweiten Art Mittel (137, 140, 142, 145, 150) zum Abtasten des Ausgangs des Subtrahiermittels über den vorgeschriebenen Frequenzbereich zum Erkennen eines Signals mit einer Höhe zwischen zweiten und dritten vorbestimmten Schwellwerten umfaßt.

7. Schaltung nach Anspruch 6, wobei das Signal der zweiten Art ein Intermodulationsproduktesignal ist.

8. Schaltung nach Anspruch 1, wobei das Demoduliermittel Mittel (310, 805, 807, 810) zum Erkennen einer Frequenz innerhalb des vorgeschriebenen Frequenzbereichs umfaßt, bei dem kein Signal oberhalb eines vorbestimmten ersten Schwellwertes liegt; und

auf die Erkennung der besagten Frequenz reagierende Mittel (310, 815) zum Einfügen eines Pilotsignals auf der besagten erkannten Frequenz am Eingangssignalempfangsmittel; und das Änderungsmittel auf die Höhe des eingefügten Pilotsignals am Ausgang der Kombinierrmittel reagierende Mittel (310, 817, 820, 827, 830) zum Ändern der Amplitude und Phase des ersten Schaltungsweges zum Reduzieren der Höhe des eingefügten Pilotsignals am Ausgang der Kombinierrmittel umfaßt.

9. Schaltung nach Anspruch 1, mit an den Ausgang des Subtrahiermittels angeschalteten Mitteln (930, 937, 945, 950, 940) zum Erkennen einer Frequenz innerhalb des vorgeschriebenen Frequenzbereichs, bei dem kein Signal oberhalb eines vorbestimmten Schwellwertes liegt;

auf die Erkennung der besagten Frequenz reagierenden Mitteln (940, 942, 972) zum Einfügen eines Pilotsignals auf der besagten erkannten Frequenz in den ersten Schaltungsweg; und auf die Höhe des eingefügten Pilotsignals am Ausgang des Subtrahiermittels reagierenden Mitteln (940, 922) zum Ändern der Amplitude und Phase des Ausgangssignals von den Kombinierrmitteln zum Reduzieren der Höhe des eingefügten Pilotsignals am Ausgang des Subtrahiermittels.

Revendications

1. Circuit à contre-réaction de type aval comprenant:

un moyen pour recevoir un ou plusieurs signaux d'entrée dans une gamme de fréquences prescrite;

un premier chemin de circuit (101, 105, 110, 113) ayant une entrée connectée au moyen de réception, une sortie, et un moyen d'amplification linéaire (110) sensible au signal ou aux plusieurs signaux d'entrée pour générer un signal de sortie ayant une composante de distorsion; un deuxième chemin de circuit (101, 103) ayant une entrée connectée au moyen de réception, une sortie, et un moyen de retard (103) pour transférer le signal ou les plusieurs signaux sans distorsion;

un moyen (115) pour combiner le signal de sortie du moyen d'amplification de puissance provenant de la sortie du premier chemin de circuit avec le signal ou les plusieurs signaux d'entrée transférés à partir de la sortie du deuxième chemin de circuit pour former un signal représentatif de la composante de distorsion du signal de sortie du premier chemin de circuit;

un moyen (127) pour soustraire le signal provenant du moyen de combinaison du signal de sortie du premier chemin de circuit pour réduire la composante de distorsion du signal de sortie du premier chemin;


un moyen (117, 150, 140) pour détecter un signal d'un premier type à l'intérieur de la gamme de fréquences prescrite,

un moyen (105) sensible à la grandeur du signal du premier type détecté provenant du moyen de combinaison pour modifier l'amplitude et la phase d'un signal dans le premier chemin de circuit pour réduire la grandeur du signal du premier type détecté provenant du moyen de combinaison;

et CARACTERISE PAR

un moyen (310, 420) pour déterminer la grandeur du signal du premier type détecté provenant du moyen de combinaison, et en ce que le

- moyen de modification comprend un moyen sensible à la grandeur déterminée du signal du premier type détecté provenant du moyen de combinaison pour changer séquentiellement l'amplitude des signaux dans le premier chemin de circuit pour réduire la grandeur déterminée du signal du premier type provenant du moyen de combinaison et changer la phase des signaux dans le premier chemin de circuit pour réduire la grandeur déterminée du signal du premier type provenant du moyen de combinaison.
2. Circuit selon la revendication 1, dans lequel le moyen de détection comprend un moyen (137,140,142,145) pour balayer la sortie du moyen de soustraction dans toute la gamme de fréquences prescrite pour détecter un signal dépassant un premier seuil prédéterminé.
 3. Circuit selon la revendication 2, dans lequel le signal du premier type est un signal de porteuse.
 4. Circuit selon la revendication 1, 2 ou 3, comprenant un moyen (130,137,145,150,140) connecté à la sortie du moyen de soustraction pour détecter un signal d'un deuxième type associé au premier type détecté à l'intérieur de la gamme de fréquences prescrite; et un moyen (122) sensible à la grandeur du signal du deuxième type détecté pour modifier l'amplitude et la phase du signal provenant du moyen de combinaison pour réduire la grandeur du signal du deuxième type détecté à la sortie du moyen de soustraction.
 5. Circuit selon la revendication 4, dans lequel le moyen pour modifier l'amplitude et la phase du signal provenant du moyen de combinaison comprend un moyen (310,448) pour déterminer la grandeur du signal du deuxième type détecté provenant du moyen de soustraction, et un moyen (310, figure 6) sensible à la grandeur déterminée du signal du deuxième type détecté pour changer séquentiellement l'amplitude du signal provenant du moyen de combinaison pour réduire la grandeur déterminée du signal du deuxième type détecté provenant du moyen de soustraction et changer la phase du signal provenant du moyen de combinaison pour réduire la grandeur déterminée du signal du deuxième type provenant du moyen de soustraction.
 6. Circuit selon la revendication 5, dans lequel le moyen pour détecter le signal du deuxième type
- comprend
- un moyen (137,140,142,145,150) pour balayer la sortie du moyen de soustraction sur toute la gamme de fréquences prescrite pour détecter un signal ayant une grandeur entre des deuxième et troisième seuils prédéterminés.
 7. Circuit selon la revendication 6, dans lequel le signal du deuxième type est un signal de produits d'inter-modulation.
 8. Circuit selon la revendication 1, dans lequel le moyen de détection comprend un moyen (310,805,807,810) pour détecter une fréquence à l'intérieur de la gamme de fréquences prescrite n'ayant aucun signal à celle-ci au-dessus d'un premier seuil prédéterminé; et un moyen (310,815) sensible à la détection de ladite fréquence pour insérer un signal pilote à ladite fréquence détectée au niveau du moyen de réception de signal d'entrée; et le moyen de modification comprend un moyen (310,817,820,827,830) sensible à la grandeur du signal pilote inséré à la sortie du moyen de combinaison pour modifier l'amplitude et la phase du premier chemin de circuit pour réduire la grandeur du signal pilote inséré à la sortie du moyen de combinaison.
 9. Circuit selon la revendication 1, comprenant un moyen (930,937,945,950,940) connecté à la sortie du moyen de soustraction pour détecter une fréquence à l'intérieur de la gamme de fréquences prescrite n'ayant aucun signal à celle-ci au-dessus d'un seuil prédéterminé; un moyen (940,942,972) sensible à la détection de ladite fréquence pour insérer un signal pilote à ladite fréquence détectée dans le premier chemin de circuit; et un moyen (940,922) sensible à la grandeur du signal pilote inséré à la sortie du moyen de soustraction pour modifier l'amplitude et la phase du signal de sortie provenant du moyen de combinaison pour réduire la grandeur du signal pilote inséré à la sortie du moyen de soustraction.







FIG. 3






FIG. 5




FIG. 6







FIG. 7










FIG. 11

